自制件状态查询

This commit is contained in:
Vergil
2020-03-27 08:58:42 +08:00
parent d968be25f2
commit 4cb31e7331

View File

@@ -180,8 +180,10 @@ export default {
} else if (response.data.result[i].考核状态 === 5) { } else if (response.data.result[i].考核状态 === 5) {
response.data.result[i].考核状态 = 2 response.data.result[i].考核状态 = 2
} else if (response.data.result[i].考核状态 === 6) { } else if (response.data.result[i].考核状态 === 6) {
response.data.result[i].考核状态 = 3 response.data.result[i].考核状态 = 2
} else if (response.data.result[i].考核状态 === 7) { } else if (response.data.result[i].考核状态 === 7) {
response.data.result[i].考核状态 = 3
} else if (response.data.result[i].考核状态 === 8) {
response.data.result[i].考核状态 = 4 response.data.result[i].考核状态 = 4
} else if (response.data.result[i].考核状态 === 8) { } else if (response.data.result[i].考核状态 === 8) {
response.data.result[i].考核状态 = 5 response.data.result[i].考核状态 = 5